

Microprocessor Supervisory Circuit with SENSE pin

NO.EA-171-090519

OUTLINE

The R5108G Series are CMOS-based microprocessor supervisory circuit, or high accuracy and ultra low supply current voltage detector with built-in delay circuit and watchdog timer. When the SENSE voltage is down across the threshold, or the watchdog timer does not detect the system clock from the microprocessor, the reset output is generated.

The voltage detector circuit is used for the system reset, etc. The detector threshold is fixed internally, and the accuracy is $\pm 1.0\%$. The released delay time (Power-on Reset Delay) circuit is built-in, and output delay time is adjustable with an external capacitor, and the accuracy is $\pm 16\%$ *. When the SENSE voltage becomes the released voltage, the reset state will be maintained during the delay time. The output type of the reset is selectable, Nch open-drain, or CMOS.

The time out period of the watchdog timer can be also set with an external capacitor, and the accuracy is $\pm 33\%$ *.

There is a function to stop supervising clock by the watchdog timer (INH function). A necessary voltage source can be supervised with SENSE pin.

There are another 4 products by the difference of packages and the function of voltage detector and watchdog timer. The package of R5108G is SSOP-8G.

FEATURES

- Supply Current..... Typ. 11 μ A
 - Operating Voltage Range 1.5V to 6.0V
- < Voltage Detector Part >
- Detector Threshold Range..... Stepwise setting with a step of 0.1V in the range of 1.5V to 5.5V
 - Detector Threshold Accuracy..... $\pm 1.0\%$
 - Power-on Reset Delay Time accuracy $\pm 16\%$ * ($-40^{\circ}\text{C} \leq T_{\text{opt}} \leq 105^{\circ}\text{C}$)
 - Power-on reset delay time of the voltage detector Typ. 370ms with an external capacitor : 0.1 μ F
 - With SENSE pin..... Able to keep "L" reset signal
- < Watchdog Timer Part >
- Built-in a watchdog timer's time out period accuracy $\pm 33\%$ * ($-40^{\circ}\text{C} \leq T_{\text{opt}} \leq 105^{\circ}\text{C}$)
 - Timeout period for watchdog timer Typ. 310ms with an external capacitor : 0.1 μ F
 - Reset timer for watchdog timer..... Typ. 34ms with an external capacitor : 0.1 μ F
 - With Inhibit pin (INH)..... Able to stop watchdog timer
 - Package SSOP-8G


*) Accuracy to center value of (Min.+Max.)/2

APPLICATIONS


- Supervisory circuit for equipment with using microprocessors.

BLOCK DIAGRAMS

Nch Open Drain Output (R5108Gxx1A)



CMOS Output (R5108Gxx1C)



SELECTION GUIDE

The detector threshold, the output type and the taping type for the ICs can be selected at the users' request. The selection can be made with designating the part number as shown below;


R5108Gxx1x-xx-x ← Part Number
 ↑ ↑ ↑ ↑ ↑
 a b c d e

Code	Contents
a	Designation of Package Type; G: SSOP-8G
b	Setting Detector Threshold ($-V_{DET}$); Stepwise setting with a step of 0.1V in the range of 1.5V to 5.5V is possible.
c	Designation of Output Type; A: Nch Open Drain C: CMOS
d	Designation of Taping Type ; TR (Refer to Taping Specifications; TR type is the standard direction.)
e	Designation of Composition of pin plating -F: Lead free solder plating (SSOP-8G)

SERIES SELECTION

	R5105N	R5106N	R5107G	R5108G	R5109G
Package	SOT-23-6		SSOP-8G		
With INH pin (Inhibit)	No	Yes			
2 clock input	No				Yes
With MR pin (Manual Reset)	No		Yes	No	
With SENSE pin	No			Yes	No
Remarks		C_D pin and C_{TW} pin are combined uses.		Operating Voltage Range 1.5V to 6.0V	Supply Current 11.5 μ A

PIN CONFIGURATION



PIN DESCRIPTIONS

Pin No.	Symbol	Description
1	RESETB	Output Pin for Reset signal of Watchdog timer and Voltage Detector. (Output "L" at detecting Detector Threshold and Watchdog Timer Reset.)
2	SENSE	Voltage Detector Voltage SENSE Pin (Active"L")
3	C _D	External Capacitor Pin for Setting Delay Time of Voltage Detector
4	GND	Ground Pin
5	SCK	Clock Input Pin from Microprocessor
6	INH	Inhibit Pin ("L": Inhibit the watchdog timer)
7	C _{TW}	External Capacitor Pin for Setting Reset and Watchdog Timeout Periods
8	V _{DD}	Power supply Pin

ABSOLUTE MAXIMUM RATINGST_{opt}=25°C

Symbol	Item	Rating	Unit
V _{DD}	Supply Voltage	-0.3 to 7.0	V
V _{CD}	Output Voltage	Voltage of C _D Pin	-0.3 to V _{DD} + 0.3
V _{CTW}		Voltage of C _{TW} Pin	-0.3 to V _{DD} + 0.3
V _{RESETB}		Voltage of RESETB Pin	-0.3 to 7.0
V _{SCK}	Input Voltage	Voltage of SCK Pin	-0.3 to 7.0
V _{INH}		Voltage of INH Pin	-0.3 to 7.0
V _{SENSE}		Voltage of SENSE Pin	-0.3 to 7.0
I _{RESETB}	Output Current	Current of RESETB Pin	20
P _D	Power Dissipation (SSOP-8G)*	380	mW
T _{opt}	Operating Temperature Range	-40 to 105	°C
T _{stg}	Storage Temperature Range	-55 to 125	°C

*) For Power Dissipation, please refer to PACKAGE INFORMATION.

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause the permanent damages and may degrade the life time and safety for both device and system using the device in the field.

The functional operation at or over these absolute maximum ratings is not assured.

ELECTRICAL CHARACTERISTICS

$V_{DD}=6.0V$, $C_{TW}=0.1\mu F$, $C_D=0.1\mu F$, In case of Nch Open Drain Output type, the output pin is pulled up with a resistance of 100k Ω (R5108Gxx1A), unless otherwise noted.

The specification in is checked and guaranteed by design engineering at $-40^{\circ}C \leq T_{opt} \leq 105^{\circ}C$.

• R5108Gxx1A/C

$T_{opt}=25^{\circ}C$

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operating Voltage		1.5		6.0	V
I_{SS}	Supply Current	$V_{DD} = -V_{DET} + 0.5V$, Clock pulse input		11	15	μA

• VD Part

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
$-V_{DET}$	Detector Threshold	$V_{DD}=5V$, SENSE pin Threshold $T_{opt}=25^{\circ}C$ $-40^{\circ}C \leq T_{opt} \leq 105^{\circ}C$	$\times 0.990$ $\times 0.972$		$\times 1.010$ $\times 1.015$	V
V_{HYS}	Detector Threshold Hysteresis		$-V_{DET}$ $\times 0.03$	$-V_{DET}$ $\times 0.05$	$-V_{DET}$ $\times 0.07$	V
$\Delta -V_{DET} / \Delta T_{opt}$	Detector Threshold Temperature Coefficient	$-40^{\circ}C \leq T_{opt} \leq 105^{\circ}C$		± 100		ppm/ $^{\circ}C$
t_{PLH}	Output Delay Time	$C_D=0.1\mu F^{*1}$	340	370	467	ms
I_{RESETB}	Output Current (RESETB Output pin)	Nch $V_{DD}=1.2V$ $V_{DS}=0.1V$	0.38	0.8		mA
		Pch ^{*2} $V_{DD}=6.0V$ $V_{DS}=0.5V$	0.65	0.9		mA
V_{DDL}	Minimum Operating Voltage	$RESETB \leq 0.1V$, pull-up=100k Ω		0.6	0.9	V

• WDT Part

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
t_{WD}	Watchdog Timeout period	$C_{TW}=0.1\mu F^{*1}$	230	310	450	ms
t_{WR}	Reset Hold Time of WDT	$C_{TW}=0.1\mu F^{*1}$	29	34	48	ms
V_{SCKH}	SCK Input "H"		$V_{DD} \times 0.8$		6.0	V
V_{SCKL}	SCK Input "L"		0		$V_{DD} \times 0.2$	V
V_{INHH}	INH Input "H"		1.0		6.0	V
V_{INHL}	INH Input "L"		0		0.35	V
R_{INH}	INH pull-up Resistance		60	110	164	k Ω
t_{SCKW}	SCK Input Pulse Width	$V_{SCKL}=V_{DD} \times 0.2$ $V_{SCKH}=V_{DD} \times 0.8$	500			ns

All of unit are tested and specified under load conditions such that $T_{opt}=25^{\circ}C$ except for Detector Threshold Temperature Coefficient.

*1) The specification does not contain the temperature characteristics of the external capacitor.


*2) In case of CMOS type (R5108Gxx1C)

RECOMMENDED OPERATING CONDITIONS (ELECTRICAL CHARACTERISTICS)

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if when they are used over such conditions by momentary electronic noise or surge.

And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

TIMING CHART



- *) V_{TCD} : Threshold voltage of C_0 pin when a power-on reset pulse inverting.
- *) V_{ref2H} : C_{TW} pin voltage at the end of WDT timeout period.
- *) V_{ref2L} : C_{TW} pin voltage at the begin of WDT timeout period.

OPERATION

- (1) When the power supply, the SENSE pin voltage becomes more than the released voltage ($+V_{DET}$), after the released delay time (or the power on reset time t_{PLH}), the output of RESETB becomes "H" level.
- (2) When the SCK pulse is input, the watchdog timer is cleared, and C_{TW} pin mode changes from the discharge mode to the charge mode. When the C_{TW} pin voltage becomes higher than V_{ref2H} , the mode will change into the discharge mode, and next watchdog time count starts.
- (3) Unless the SCK pulse is input, WDT will not be cleared, and during the charging period of C_{TW} pin, RESETB="L".
- (4) When the SENSE pin becomes lower than the detector threshold voltage ($-V_{DET}$), RESETB outputs "L" after the t_{PHL} .
- (5) If "L" signal is input to the INH pin, the RESETB outputs "H", regardless the SCK clock state.
- (6) When the signal to the INH pin is set from "L" to "H", the watchdog starts supervising the system clock.

• Watchdog Timeout period/Reset hold time

The watchdog timeout period and reset hold time can be set with an external capacitor to C_{TW} pin.

The next equations describe the relation between the watchdog timeout period and the external capacitor value, or the reset hold time and the external capacitor value.

$$t_{WD}(s) = 3.1 \times 10^6 \times C (F)$$

$$t_{WR}(s) = t_{WD}/9$$

The watchdog timer (WDT) timeout period is determined with the discharge time of the external capacitor. During the watchdog timeout period, if the clock pulse from the system is detected, WDT is cleared and the capacitor is charged. When the charge of the capacitor completes, another watchdog timeout period starts again. During the watchdog timeout period, if the clock pulse from the system is not detected, during the next reset hold time RESETB pin outputs "L".

After starting the watchdog timeout period, (just after from the discharge of the external capacitor) even if the clock pulse is input during the time period " t_{WDI} ", the clock pulse is ignored.

$$t_{WDI}(s) = t_{WD}/10$$


• Released Delay Time (Power-on Reset delay time)

The released delay time can be set with an external capacitor connected to the C_D pin. The next equation describes the relation between the capacitance value and the released delay time (t_{PLH}).

$$t_{PLH}(s) = 3.7 \times 10^6 \times C (F)$$

The capacitor connected to C_D pin determines t_{WD} , t_{WR} , and t_{PLH} .

When the V_{DD} voltage becomes equal or less than ($-V_{DET}$), discharge of the capacitor connected to the C_D pin starts. Therefore, if the discharge is not enough and V_{DD} voltage returns to ($+V_{DET}$) or more, thereafter the delay time will be shorter than t_{PLH} which is expected.

Power on Reset Operation against the input glitch ($t_{PLH1} < t_{PLH}$)

• Minimum Operating Voltage

We specified the minimum operating voltage as the minimum input voltage in which the condition of RESETB pin being 0.1V or lower than 0.1V. (Herein, pull-up resistance is set as 100k Ω in the case of the Nch open-drain output type.)

• Inhibit (INH) Function

If INH pin is set at "L", the watchdog timer stops monitoring the clock, and the RESETB output will be dominant by the voltage detector's operation. Therefore, if the SENSE pin voltage is set at more than the detector threshold level, RESETB outputs "H" regardless the clock pulse. INH pin is pulled up with a resistor (Typ.110k Ω) internally.

• SENSE Function

Built-in Voltage detector monitors the input voltage for SENSE pin. To obtain the normal detector threshold, $V_{DD} \geq 1.5V$ must be secured.



• RESETB Output

RESETB pin's output type is selectable either the Nch open-drain output or CMOS output. If the Nch open-drain type output is selected, the RESETB pin is pulled up with an external resistor to an appropriate voltage source.


• Clock Pulse Input

Built-in watchdog timer is cleared with the SCK clock pulse within the watchdog timeout period.

TYPICAL APPLICATIONS





TEST CIRCUIT






Supply Current Test Circuit

TYPICAL CHARACTERISTICS




1) Supply Current vs. Input Voltage




2) Detector Threshold vs. Temperature





3) Detector Threshold Hysteresis vs. Temperature






4) Nch Driver Output Current vs. Vds




5) Nch Driver Output Current vs. Input Voltage




6) Pch Driver Output Current vs. Input Voltage




7) Released Delay Time vs. Input Voltage




8) Released Delay Time vs. Temperature




9) Detector Output Delay Time vs. Temperature




10) WDT Reset Timer vs. Temperature




11) WDT Timeout Period vs. Temperature




12) WDT Reset Timer vs. Input Voltage



13) WDT Timeout Period vs. Input Voltage



14) Output Delay Time vs. External Capacitance



TECHNICAL NOTES

When R5108Gxx1A/C is used in the circuit as SENSE pin and V_{DD} pin are connected each other such as in Figure A, if the value of R1 is set excessively large, the dropdown voltage caused by the consumption current of IC itself, may vary the detector threshold and the released voltage. Also, if the value of R1 is set excessively large, there may cause oscillation generated by cross conduction current with released operation.

When R5108Gxx1A/C is used in the circuit as SENSE pin and V_{DD} pin are connected each other such as in Figure B, if the value of R1 is set excessively large, the dropdown voltage caused by the consumption current of IC itself, may vary the detector threshold and the released voltage.

Also, if the value of R1 is set excessively large, there may be delay in start-up and may cause oscillation generated by cross conduction current. Furthermore, if the value of R1 is set large and the value of R2 is set small, released voltage level may shift and the minimum operating voltage may differ. If the value of R2 is set excessively small from R1, release may not occur and may cause oscillation.




Figure A




Figure B