CMOS Analog Process
Process & Options
Ricoh's manufacturing service offers the following basic processes with Design Rules and Spice Parameters, including TEG's for the evaluation of Analog Characteristics.
Feature / Prosess |
0.8µm |
0.6µm | 0.5µm | 0.35µm |
|---|---|---|---|---|
| Max. Operating Voltage for LV core Tr. |
6.0V | 6.0V | 3.6V/6.5V | 3.3V/5.0V/6.5V |
| Multi Vth (Low , Dep) |  |
|
|
|
| 16V Transistor Option | |
|||
| 20V Transistor Option | |
|||
| 30V Transistor Option | |
|||
| 40V Transistor Option | |
|||
| 50V Transistor Option | |
|||
| OTP/E2PROM | |
|
||
| BJT: Vertical/Lateral PNP | |
VPNP | VPNP | |
| Triple Well | |
|
|
|
| Thin Film Resister | |
|
TBA | |
| High Resistivity Polysilicon | |
|
|
|
| Low TC Resistor | |
|
|
|
| Depletion Capacitor | |
|
|
|
| PiP Capacitor | |
|
|
|
| Laser Fuse Technology | |
|
|
|
| Number of Metal Layers | ||||
| Buffer Coat (PBO) | |
|
|
|
| Thick Metal Interconnect | |
|
